

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATÉ MAILED: 07/21/2004

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/692,073 10/19/2000 Coke Reed F.11146 6301 EXAMINER 07/21/2004 KEITH D. NOWAK KADING, JOSHUA A DICKSTEIN SHAPIRO MORĪN & OSHINSKY LLP PAPER NUMBER ART UNIT 1177 AVENUE OF THE AMERICAS **41ST FLOOR** 2661 NEWYORK, NY 10036-2714

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/692,073	REED ET AL.	
	Examiner	Art Unit	
	Joshua Kading	2661	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a r - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be reply within the statutory minimum of thirty (30) od will apply and will expire SIX (6) MONTHS fit tute, cause the application to become ABANDO	e timely filed days will be considered timely. rom the mailing date of this communication. NED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 04 May 2004.			
2a) This action is FINAL . 2b) ⊠ T	☐ This action is FINAL . 2b) ☑ This action is non-final.		
3) Since this application is in condition for allow	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is		
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.			
Disposition of Claims			
4) Claim(s) 1-15 is/are pending in the application.			
4a) Of the above claim(s) is/are withdrawn from consideration.			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-3 and 5-15</u> is/are rejected.			
7)⊠ Claim(s) <u>4</u> is/are objected to.			
8) Claim(s) are subject to restriction and/or election requirement.			
Application Papers			
9) The specification is objected to by the Examiner.			
10)⊠ The drawing(s) filed on <u>04 May 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bur * See the attached detailed Office action for a line.	ents have been received. ents have been received in Applic riority documents have been rece eau (PCT Rule 17.2(a)).	cation No eived in this National Stage	
Attachment(s)	o □	PTO 413)	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 	4) Interview Summ Paper No(s)/Ma	il Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date	08) 5) Notice of Inform 6) Other:	al Patent Application (PTO-152)	

Art Unit: 2661

DETAILED ACTION

Claim Objections

The claims are objected to because they include reference characters which are not enclosed within parentheses.

Reference characters corresponding to elements recited in the detailed description of the drawings and used in conjunction with the recitation of the same element or group of elements in the claims should be enclosed within parentheses so as to avoid confusion with other numbers or characters which may appear in the claims. See MPEP § 608.01(m).

10

15

5

Claims 9 and 13 are objected to because of the following informalities:

Claim 9, line 11 discloses "the logic". There is no antecedent basis for this limitation, as such it is suggested that applicant change "the logic" to --logic--.

Claim 13, lines 6-7 states "the output port". There is no antecedent basis for a single output port. Therefore, it is suggested applicant change "the output port" to "an output port".

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

20

Art Unit: 2661

Claim 8 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 8, line 6 states "the nodes E, F and H are on a level of the hierarchy directly below the level of the node B." In figures 6A and 7 node E is on the same level, level N, as node B. Therefore, there is no support in the specification for the limitation of claim 8, line 6.

10

5

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

15 Claims 1-3, 5-7, and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Reed (U.S. Patent 6,272,141 B1).

Regarding claim 1, Reed discloses "an interconnect structure, comprising:
a plurality of interconnected nodes, including distinct nodes A and E

(figure 3A, element 324 acts as applicant's node A, element 332 acts as applicant's node E);

Art Unit: 2661

5

10

15

20

a routing logic associated with the nodes (col. 20, lines 24-28 where this is describing a generic node setup), the routing logic for routing data selectively among the interconnected nodes (col. 8, lines 52-55);

the nodes A and E being positioned in the interconnect structure so that node A cannot route data to the node E, the node E cannot route data to the node A (figure 3A, where it is clear from the data path lines that element 324 cannot route data to element 332 and vice versa), and no node exists in the interconnect structure that can have data routed directly to it from both the node A and the node E (figure 3A, where it is again clear that no node can have data sent to it directly from elements 324 or 332); and

a logic included as part of said routing logic and associated with the node A that uses information concerning routing of data through the node E to route data through the node A (col. 8, lines 52-55 whereby communicating control of transmission message data with other nodes by a given node allows elements 324 and 332 to communicate this control information with each other as well)."

However, Reed explicitly lacks nodes A and E having "the node A having a plurality of data input ports, a plurality of data output ports, a control signal output port; and the node E having a plurality of data input ports, a plurality of data output ports, a control signal output port."

Although Reed does not explicitly disclose the plurality of input ports, plurality of output ports, and control signals in each node in figure 3A, figure 2 elements 210 and 212 show the input ports, elements 220 and 222 show the output ports, and element 224 shows a control output, thus it is reasonable to

Art Unit: 2661

assume that each node of figure 3A will have a plurality of input ports, plurality of output ports, and a control output even if it is not explicitly drawn.

It would have been obvious to one with ordinary skill in the art at the time of invention to include the plurality of input and output ports and control signal output port with the nodes for the purpose of sending control information about message transmissions to other nodes in the interconnect. The motivation for sending control information to other nodes about message data is so that each node receives only one message at a time and thus preventing data contention (Reed, col. 8, lines 63-65).

10

15

20

5

Regarding claim 2, Reed discloses "an interconnect structure in accordance with claim 1 wherein: the plurality of interconnected nodes includes a node F distinct from the nodes A and E (figure 3A, element 330 is node F), the node F...a control signal output port (figure 3A, the dashed line coming out of element 330 represents a control signal coming from a control signal port); and the nodes A and F are positioned in the interconnect structure so that the node A cannot route data to the node F, the node F cannot route data through the node A (figure 3A, where it is clear that elements 324 and 330 cannot route data to one another), and no node exists in the interconnect structure that can receive data directly routed both from the node A and the node F (figure 3A, where it is again clear that no node can receive data directly from both elements 324 and 330); and the logic associated with the node A uses information concerning routing of data through the node F to route data through the node A (col. 8, lines

Art Unit: 2661

5

10

15

20

52-55 whereby communicating control of transmission message data with other nodes by a given node allows elements 324 and 330 to communicate this control information with each other as well)."

However, Reed explicitly lacks node F "...having a plurality of data input ports, a plurality of data output ports..." As with claim 1, Reed does disclose in figure 2 elements 210 and 212 that show the input ports and elements 220 and 222 that show the output ports, thus it is reasonable to assume that each node of figure 3A will have a plurality of input ports and plurality of output ports even if it is not explicitly drawn.

It would have been obvious to one with ordinary skill in the art at the time of invention to include the plurality of ports with the interconnect of claim 1 for the same reasons and motivation as in claim 1.

Regarding claim 3, Reed discloses "an interconnect structure in accordance with claim 2 wherein: the plurality of interconnected nodes includes a node B distinct from the nodes A, E and F (figure 3A, element 322 acts as applicant's node B); and a logic associated with node B included as part of the routing logic (col. 20, lines 24-28 where this is describing a generic node setup)... the control signal z containing information concerning routing possibilities through the nodes B, F and E, and the logic associated with the node A for routing of data through the node A depending at least in part on information concerning routing of data through the nodes B, F and E (col. 8, lines 52-55 whereby communicating control of transmission message data with other nodes

Art Unit: 2661

5

10

15

20

by a given node allows elements 322, 330, 324, and 332 to communicate this control information with each other as well)."

However, Reed explicitly lacks "the node B having a plurality of data input ports, a plurality of data output ports, and a control signal output port... being capable of sending a control signal z to the node A..."

As with previous claims, Reed does disclose in figure 2 elements 210 and 212 that show the input ports, elements 220 and 222 that show the output ports, and element 224 that shows a control output, thus it is reasonable to assume that each node of figure 3A will have a plurality of input ports, plurality of output ports, and a control output even if it is not explicitly drawn.

It would have been obvious to one with ordinary skill in the art at the time of invention to include the plurality of ports with the interconnect of claim 1 for the same reasons and motivation as in claim 1.

Regarding claim 5, Reed discloses "an interconnect structure comprising: a plurality of nodes including distinct nodes A, B and C, the nodes A and B being both positioned to send data to the node C (figure 3A, element 324 acts as applicant's node A, element 322 acts as applicant's node B, and element 320 acts as applicant's node C);

a plurality of interconnect lines selectively coupling the nodes of the interconnect structure (figure 3A, all the data paths between the nodes);

a routing logic associated with the node B capable of sending data to the node C and sending a control signal to the node A that can inform the node A

Art Unit: 2661

5

10

15

20

that the node A is allowed to send a message to the node C (col. 8, lines 52-55 whereby communicating control of transmission message data with other nodes by a given node allows elements 320 and 332 to communicate this control information with each other as well)."

However, Reed explicitly lacks "a control signal carrying line connected from the node B to the node A for carrying control signals from the node B to the node A..."

Although Reed does not explicitly disclose the control signal in each node in figure 3A, figure 2 element 224 shows a control output for a generic type node, thus it is reasonable to assume that each node of figure 3A will have a control output even if it is not explicitly drawn.

It would have been obvious to one with ordinary skill in the art at the time of invention to include the control signal output port with the nodes for the purpose of sending control information about message transmissions to other nodes in the interconnect. The motivation for sending control information to other nodes about message data is so that each node receives only one message at a time and thus preventing data contention (Reed, col. 8, lines 63-65).

Regarding claim 6, Reed discloses the interconnect of claim 5 and "the node C has a plurality of input ports (figure 3A, element 320 has a plurality of inputs from other nodes)…"

However, Reed explicitly lacks "...data from the nodes A and B arrive at the node C concurrently so that all of the input ports of the node C receive

Art Unit: 2661

5

10

15

20

messages simultaneously." Although Reed does not explicitly state that the data arrives simultaneously, it can be reasonably assumed from figure 3A that node C (element 320) can receive data from element 324 and element 322 as the inputs from each node are independent of one another and thus data sent from either or both nodes can arrive simultaneously.

It would have been obvious to one with ordinary skill in the art at the time of invention to have the inputs of node C receive data simultaneously with the interconnect of claim 5 for the same reasons and motivation as in claim 5.

Regarding claim 7, Reed discloses the interconnect of claim 6 and "the plurality of nodes includes distinct nodes A, B, C, D, E, F and H (figure 3A, element 324 acts as node A, element 322 acts as node B, element 320 acts as node C, element 332 acts as node E, element 330 acts as node F, element 326 acts as node D, and element 328 acts as node H)..."

However, Reed explicitly lacks "the node C is capable of simultaneously sending data from the node A to the node D, and capable of sending data form the node B to the node H."

Although Reed does not explicitly state that the data arrives simultaneously, it can be reasonably assumed from figure 3A that node C (element 320) can transmit data to element 326 and element 328 as the outputs from node C are independent of one another and thus data sent to either or both nodes D and E can arrive simultaneously.

Art Unit: 2661

5

10

15

20

It would have been obvious to one with ordinary skill in the art at the time of invention to have the outputs of node C send data simultaneously with the interconnect of claim 5 for the same reasons and motivation as in claim 5.

Regarding claim 9, Reed discloses "an interconnect structure comprising: a plurality of nodes...including the distinct nodes A, B and C, and a collection of interconnect lines selectively coupling the nodes (figure 3A, element 324 acts as node A, element 322 acts as node B, and element 320 acts as node C);

the node C having a plurality of message input ports, the nodes A and C positioned in the structure so that A can route a data packet to C (figure 3A where element 320 has a plurality of inputs and can receive data from element 324);

the nodes B and C positioned in the structure so that B can route a data packet to C (figure 3A where element 320 can receive packets from element 322)...

logic at the node A using the control signal from node B to route messages (col. 8, lines 52-55 whereby communicating control of transmission message data with other nodes by a given node allows elements 324 and 332 to communicate this control information with each other as well)..."

However, Reed explicitly lacks each node "adapted to generate a control signal" and "the nodes A and B positioned in the network so that B can send a control signal to A; the node B routing a message MB to C; the node A routing a

Art Unit: 2661

5

10

15

20

message MA to C to arrive at concurrently with MB; all input ports of C concurrently receiving a message."

Although Reed does not explicitly disclose the control signal in each node in figure 3A, figure 2 element 224 shows a control output for a generic type node, thus it is reasonable to assume that each node of figure 3A will have a control output even if it is not explicitly drawn.

Further, it is implied by the data paths drawn between the nodes that messages can be sent from one node to another, and although Reed does not explicitly state that the data arrives concurrently at node C, it can be reasonably assumed from figure 3A that node C (element 320) can receive data from element 324 and element 322 as the inputs of node C are independent of one another and thus data sent to either or both inputs can arrive simultaneously.

It would have been obvious to one with ordinary skill in the art at the time of invention to include the control signal output port with the nodes for the purpose of sending control information about message transmissions to other nodes in the interconnect. The motivation for sending control information to other nodes about message data is so that each node receives only one message at a time and thus preventing data contention (Reed, col. 8, lines 63-65).

Claims 10-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Reed (U.S. Patent 6,272,141 B1) in view of Yang et al. (U.S. Patent 5,940,389).

Art Unit: 2661

the bottom);

5

10

15

20

Regarding claim 10, Reed discloses "an interconnect structure comprising: a plurality of interconnected nodes including a node C having a first input port and a second input port and a first and second output port (figure 3A, element 320 acts as node C where the first input and first output ports are the ports on the top and the second input and second output ports are the ports on

and a routing logic included within the interconnect structure

However, Reed lacks what Yang discloses, "a plurality of output ports that are accessible from the second input port but not from the first output port (figure 10, where if we take the first node of stage 0, which can represent element 320 of Reed, we see two input ports and two output ports, the second input port, if followed, leads to a plurality of output ports that are not accessible from the first input port)..." and the routing logic is "to assure that when a message MA arrives at the first input port and simultaneously a message MB arrives at the second input port there is a path through the second output port to a target destination for message MA and a path through the first output port to a target destination for message MB (figure 10, where the first node of stage 0 can receive input from two ports, like element 320 of Reed, and as indicated by the data paths drawn can send concurrent messages to two different nodes, such as elements 326 and 328 of Reed)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the assurance of messages being routed from an input to an output for the purpose of creating a non-blocking set of nodes (Yang, col. 7,

Art Unit: 2661

5

10

15

20

lines 3-31). The motivation for having a non-blocking set of nodes is the advantage of having a plurality of data being transported through the nodes without any being lost or blocked because of contention issues.

Regarding claim 11, Reed and Yang disclose the interconnect of claim 10. However, Reed lacks what Yang further discloses, "said routing logic assumes that message MB is not blocked from using the first output port and message MA is not blocked from using the second output port (col. 7, lines 3-31 where by the very nature of the node setup, the outputs are not blocked)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the non-blocking with the interconnect of claim 10 for the same reasons and motivation as in claim 10.

Regarding claim 13, Reed discloses "an interconnect structure comprising: a plurality of interconnected nodes including nodes A, B, C, D, and H (figure 3A, element 324 acts as node A, element 322 acts as node B, element 320 acts as node C, element 326 acts as node D, and element 328 acts as node H), each of the nodes A, B, C, D and H having a plurality of input ports and a plurality of output ports (figure 2 elements 210 and 212 show the input ports and elements 220 and 222 show the output ports of a generic node in the interconnect), and node C being positioned to receive messages from A and B and to route messages to D and H (figure 3A shows element 320 being

Art Unit: 2661

5

10

15

20

positioned to receive data from elements 324 and 322 and send data to elements 326 and 328);

a plurality of interconnect structure output ports including [an] output port that is accessible from node C but not node H (figure 3A where as seen there are a plurality of output ports on each node and there is an output port from element 320 to element 326 that is clearly not accessible from element 328);

a routing logic included within the interconnect structure (col. 20, lines 24-28 where this is describing a generic node setup)..."

However, Reed lacks what Yang discloses, the routing logic is "to assure that when node A sends a message MA to node C and concurrently node B sends a message MB to node C, then node C can route MA through node D to a target interconnect structure output port for MA and node C can route MB through node H to a target interconnect structure output port for MB (figure 10, where the first node of stage 0 can receive input from two ports, like element 320 of Reed, and as indicated by the data paths drawn can send concurrent messages to two different nodes, such as elements 326 and 328 of Reed)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the assurance of messages being routed from an input to an output for the purpose of creating a non-blocking set of nodes (Yang, col. 7, lines 3-31). The motivation for having a non-blocking set of nodes is the advantage of having a plurality of data being transported through the nodes without any being lost or blocked because of contention issues.

Art Unit: 2661

5

10

15

20

Regarding claim 14, Reed and Yang disclose the interconnect of claim 13. However, Reed lacks what Yang further discloses, "said routing logic assures that message MB is not blocked from node H, and message MA is not blocked from node D (col. 7, lines 3-31 where by the very nature of the node setup, the outputs are not blocked)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the non-blocking with the interconnect of claim 13 for the same reasons and motivation as in claim 13.

Regarding claims 12 and 15, Reed and Yang disclose the interconnects of claims 11 and 14. However, Reed lacks what Yang further discloses, "said routing logic for the routing of messages MA and MB depends in part on QOS criteria (col. 21, lines 26-31 as is known in the art, priority of data is a QoS criteria)." It would have been obvious to one of ordinary skill in the art at the time of invention to include the QoS criteria with the interconnects of claims 11 and 14 for the same reasons and motivation as in claims 11 and 14.

Allowable Subject Matter

Claim 4 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

Art Unit: 2661

5

10

15

20

Applicant's arguments, see Remarks, page 20, paragraph 2, filed 4 May 2004, with respect to objections of claims 11 and 14 have been fully considered and are persuasive. The objection of claims 11 and 14 has been withdrawn.

Applicant's arguments, see Remarks, page 20, paragraph 3, filed 4 May 2004, with respect to objections of claims 7, 9-12, and 14 have been fully considered and are persuasive. The objection of claims 7, 9-12, and 14 has been withdrawn.

Applicant's arguments, see Remarks, pages 20-25, filed 4 May 2004, with respect to the rejection(s)of claim(s) 1-4, 6-12, and 13-15 under 35 U.S.C. 112 first paragraph, claim 5 under 35 U.S.C. 102(b), and claim 9 under 35 U.S.C. 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of a better understanding of applicant's invention and review of prior art.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua Kading whose telephone number is (703) 305-0342. The examiner can normally be reached on M-F: 8:30AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Douglas Olms can be reached on (703) 305-4703. The

Art Unit: 2661

fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-

10 free).

5

Joshua Kading Examiner

Art Unit 2661

July 15, 2004

KENNETH VANDERPUYE PRIMARY EXAMINER